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Abstract—This paper presents an improved modeling of the ef-
fect of random mismatch and current source transient switching
behavior on the performance of current-steering CMOS digital-to-
analog converters (DACs). The work considers two current source
cell topologies, namely a simple cell and a cascoded cell, obtaining
the relation of transistors design parameters to the static and dy-
namic models. On the one hand, a mismatching statistical anal-
ysis is applied to all the transistors of the current source circuit,
which allows to define design expressions relating the circuit pa-
rameters to the DAC specifications without the need of arbitrary
design margins or Monte Carlo simulations. On the other hand,
improved analysis of the current source switching characteristics
provides a more realistic modeling of the relation between transis-
tors sizes and output current settling time. By including these two
improved models into the usual design procedure, circuit sizing for
optimum settling time and proper static behavior can be obtained
analytically, reverting in smaller current source area, and, hence,
in an overall DAC area reduction.
Index Terms—CMOS integrated circuits, current-steering
D/A converters, digital–analog conversion, matching, mixed
analog–digital integrated circuits, transient analysis.
I. INTRODUCTION
MODERN broad-band communication integrated circuitsrequire as fundamental subcircuits digital-to-analog
converters (DACs) exhibiting both high speed and high reso-
lution [1]. Wide bit-count DACs working at sampling clock
frequencies in the range of hundreds of megahertz will continue
to be required, hence dictating Nyquist-rate data conversion, as
for instance to convert digital bitstreams into continuous-time
signals prior to up-conversion mixers preceding RF transmitters
in wireless systems or to drive digital cable communications
modems. The development of future mobile communication
systems (including both third–generation (3G) terminals
and basestations) as well as the prospective use of ubiqui-
tous communication systems will continue the trust toward
high-performance DAC conversion stages.
A CMOS current-steering DAC is the usual choice for this
type of application since that topology best suits the aforemen-
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Fig. 1. Current-steering DAC architecture.
tioned requirements. Fig. 1 shows a typical block diagram of an
-bit current-steering DAC. The input word is segmented into
the least significant bits (LSBs) that switch a binary weighted
array and the most significant bits (MSBs) that con-
trol the switching of a unary current source array. The input
bits are thermometer decoded to individually switch each of the
unary sources. A dummy decoder is placed in the binary
weighted input path to equalize the delay. A latch is placed just
before the switch transistors of each current source to minimize
timing errors. Latches and switches are grouped in a separated
array placed between the decoders and the current source arrays
in order to isolate these noisy digital circuits from the sensitive
analog circuits that generate precise currents.
Since all current sources have the same circuit topology, only
the sizes of their transistors are scaled from a basic current
cell circuit (usually the LSB current source) according to their
weights. Fig. 2 shows the two most usual topologies for the cur-
rent source cell circuit. The basic circuit includes the current
source transistor CS and two complementary switch transistors
(SW and ), as shown in Fig. 2(a). Some cases require an ad-
ditional cascode transistor (CAS) in series with the CS transistor
to increase the cell output impedance and improve node isola-
tion, as shown in Fig. 2(b). Bias voltages for transistors CS and
CAS are common to all current sources. Complementary con-
trol signals for SW transistors of both current sources are gener-
ated by the corresponding latch and output driver circuits. The
HIGH level of these signals is adjusted in such a way that the SW
transistor in the ON state is actually operating as a first cascode
transistor. If the CAS transistor is used, it operates as a second
cascode transistor that further increases the output impedance of
1057-7122/04$20.00 © 2004 IEEE
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Fig. 2. Current source cell topologies. (a) Basic unary current source. (b)
Cascoded unary current source.
the current source. This impedance boosting is needed in order
to fulfil requirements for high-resolution high-bandwidth cur-
rent-steering DACs [2].
DAC performance is specified both through static parameters,
namely integral nonlinearity (INL), differential nonlinearity
(DNL), and parametric yield, as well as dynamic parameters,
namely glitch energy, settling time, and spurious-free dynamic
range (SFDR) [3]. Static performance is mainly dominated
by systematic and random mismatch errors. Systematic errors
caused by process, temperature, and electrical slow variation
gradients are almost cancelled by proper layout techniques [4].
Random errors are determined solely by random mismatch due
to fast process variation gradients.
The design of a DAC is carried out at three levels: architec-
ture design, circuit design, and physical design. In the usual de-
sign procedure, the degree of segmentation ( over ) is de-
cided at the architecture level by combining static and dynamic
specifications and overall minimum area requirements [5]–[7].
Subsequently, the basic current cell circuit (usually the LSB cur-
rent source) is designed by determining the sizes and bias volt-
ages for the different transistors and the voltage levels required
for the switches’ control signals. Most of the DAC static and
dynamic performance is determined by the performance of the
basic current source cell. The circuit design of the rest of the
components within the DAC architecture is mainly influenced
by speed requirements. The digital binary-to-thermometer de-
coder must be fast enough so that the converter speed is solely
limited by the current sources settling time. Latches should also
be designed to be fast enough whilst their output driver should
be sized to generate the desired levels for the switches’ control
signals, which are determined during the current cell circuit de-
sign procedure. The timing of these control signals is also of
utmost relevance to minimize the glitches at the DAC output by
avoiding both complementary SW transistors to be switched OFF
simultaneously during the output transition [8]. Finally, special
layout techniques [4], [9] are applied to floorplan the different
DAC architecture components, especially the current source ar-
rays, so as to compensate for systematic mismatch errors and
isolate the sensitive analog section from the digital section.
This work focuses on the current cell design procedure. Two
main contributions are presented. The first one, presented in
Section II, is an extended modeling of random mismatch ef-
fects which considers statistical variations in all the transistors
of the current source circuit and studies how they impinge upon
the overall DAC static performance. The second contribution of
the work, presented in Section III, addresses the dynamic mod-
eling of current source switching transient behavior, extending
the previous work of [11]. The model presented in this sec-
tion allows us to properly describe the dynamic performance
of the DAC and calculate a realistic settling time. In Section IV,
those models are embedded within a complete design procedure
for the optimum sizing of the current source cell of high-speed
high-accuracy current-steering DACs. Finally, Section V pro-
vides the conclusions of the work.
II. STATIC PERFORMANCE
Static and dynamic performances of current-steering DACs
are mostly determined by the current sources accuracy, nonin-
finite output impedance, and switching time. In the following,
the dependencies of the DAC static performance on the cur-
rent sources’ accuracy and output impedance constrained by the
transistors’ operating region are presented. Afterwards, the im-
plications of those static and statistical constraints in the sizing
design procedure of the current cell circuit are presented and
compared with other previously published approaches.
A. Current Source Accuracy
The transistor CS of Fig. 2 sets the cell’s current. Based on the
statistical mismatch model of [12], a relation exists between the
CS transistor area, its overdrive voltage, and its relative accuracy
(we will refer in the following to the LSB current source)
(1)
where is the cell’s current, and are the CS
transistor width and length, respectively, and are
mismatch process constants for the transistor large signal gain
and threshold voltage, respectively, is the CS overdrive
voltage, i.e., , where is the CS gate-to-source
voltage and is the threshold voltage, and is the
variance of the current source value due to random mismatch.
Authorized licensed use limited to: UNIVERSITAT POLITÈCNICA DE CATALUNYA. Downloaded on December 9, 2009 at 01:58 from IEEE Xplore.  Restrictions apply. 
ALBIOL et al.: MISMATCH AND DYNAMIC MODELING OF CURRENT SOURCES IN CURRENT-STEERING CMOS DACS 161
The aspect ratio of the CS transistors is determined by
the drain current and the overdrive voltage according to the
MOSFET saturation drain current expression
(2)
The CS transistor dimensions are univocally determined once
the overdrive voltage is chosen and vice versa, according to (1)
and (2). The INL of a set of theoretically equal manufactured
DACs is a statistical process that depends on process variations.
Systematic mismatch is addressed at the physical design phase.
If only random mismatch is considered, the worst case INL, free
of offset and gain errors, is found at the mid code in the DAC
static transfer function. In this case, the INL error for an -bit
DAC is due to the combination of LSB current sources
(independently of the DAC segmentation1 ). The LSB current
source minimum relative accuracy required to achieve a certain
INL upper bound with a given statistical yield, as a function of
the DAC resolution, is [10], [13]
(3)
where is the inverse cumulative normal distribution,
and is the percentage of manufactured DACs with an INL
smaller or equal than the upper bound .
B. Current Source Output Impedance
The small-signal output impedance for the
current source topology of Fig. 2(a) is given by
(4)
where is the small-signal transconductance and
is the drain-to-source small-signal resistance. The labels
are used here and in the rest of the paper
as accompanying subscripts or superscripts to indicate the tran-
sistor to which the parameters, voltages, or other expressions
refer.
For the topology of Fig. 2(b), the output
impedance is given by
(5)
Since the drain current is a value fixed by the DAC spec-
ifications, the only degree of freedom available to design the
transconductances is either the overdrive voltage or the aspect
ratio
(6)
1This is due to the fact that a source of value k LSBs is actually obtained by
combining k sources of LSB value in parallel, instead of a single source with
transistors k times wider than the LSB source transistors.
The drain-to-source impedance, considering channel length
modulation, is expressed by
with (7)
where is the channel length modulation parameter, the
drain-to-source saturation current, is a technology constant
[14], is the drain-to-source voltage, and is the built-in
junction potential, which is also a technology constant.
Combining (4), (5), and (7) and expressing the
drain-to-source voltages as function of node voltages (SW and
CAS gate bias voltage, and the output node minimum voltage
, which is the worst case for output impedance) yields
(8)
for the topology and
(9)
for the topology.
The optimum SW and CAS gate bias voltages concerning the
output impedance are found by differentiating (8) and (9) with
respect to and . For the topology, the SW
gate bias voltage that maximizes output impedance is found as
(10)
whereas for the topology the SW and CAS
gate bias voltages that maximize output impedance are
(11)
C. Analysis of the Current Source Circuit Transistors
Operating Region
Despite the fact that the overdrive voltage in (1) should
be maximized to minimize the CS area, it should be small
enough to allow the other transistors (SW and CAS if present)
to work in saturation (the region in which higher output
impedance is obtained) in any situation.
1) Simple Current Cell : Applying the MOSFET
saturation condition to all transistors
in the current source of Fig. 2(a) leads to the definition of a
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voltage range in which the SW gate bias voltage must be kept in
order to allow both CS and SW transistors to work in saturation
(12)
A solution exists for (12) if and only if the difference between
the upper and lower bounds is positive (i.e., the lower bound for
the SW gate voltage is smaller than the upper bound
. This determines an upper bound for the addition of the
two transistors’ overdrive voltages
(13)
Resuming the saturation constraint of (12), note that the mid-
point between the upper and lower bounds for the SW gate bias
voltage corresponds to the optimum voltage that maximizes the
dc output impedance found in Section II-B
(14)
This is not a coincidence, since this optimum SW gate voltage
places the operating point of both SW and CS transistors at the
same voltage distance from the triode region.
If there are no other criteria for choosing the overdrive volt-
ages, such as dynamic output impedance, settling time, etc., it
would be interesting to choose the combination of overdrive
voltages that leads to the minimum area solution. This usu-
ally corresponds to an SW transistor with minimum length and
width, from which the SW overdrive voltage is derived, and the
maximum CS overdrive voltage that verifies (13), provided that
the corresponding CS transistor width and length obtained from
(1) and (2) satisfy the technology minimum size constraint. By
doing this, the operating points of both transistors are found just
at the limit between the triode and the saturation regions.
In the previously published current source sizing procedure
[10], which is representative of the usual design process for this
type of DAC, only the mismatch error of the current source tran-
sistor is considered. Hence, an arbitrary safety margin is
introduced as follows in the saturation constraint (13) to prevent
the transistors to enter triode region due to process variations:
(15)
If not only the mismatch errors of the CS transistor, but also
the switches and additional cascode transistors mismatch errors
are taken into account, the overall basic current cell circuit can
be optimized without introducing that arbitrary safety margin.
Alternatively, this safety margin can be found by performing
parametric Monte Carlo simulations. The model that will be pre-
sented in the following avoids either the arbitrary design margin
or the time-consuming Monte Carlo simulations.
In order to include the effects of process variations in the
saturation condition of (12), the statistical variation of the two
bounds for the SW gate bias voltage is modeled by means of a
normal distribution. The variance of the upper and lower bounds
is found, first by expressing these bounds as a function of the
random variables of the circuit that appear when mismatching
effects are taking into account:
(16)
and subsequently by calculating the partial derivatives of these
expressions with respect to each one of the random variables
(that are considered independent). In this way, the variance of
the upper bound for the SW gate voltage that guarantees satu-
ration when random mismatch effects are taken into account is
found as
(17)
Similarly, the variance of the lower bound yields
(18)
In (17) and (18), only node voltages (except biasing gate volt-
ages), current values, and load impedance have been considered
as being random variables affected by mismatching. In order to
take into account also die-to-die process variations, the worst
case process parameter values (min or max) should be used in-
stead of the typical ones. In the case of , the only param-
eter affected by die-to-die process variations is the SW threshold
voltage ( is always the same assuming that the full-scale
DAC output value is adjusted to eliminate offset and gain er-
rors). Therefore, the minimum SW threshold voltage should be
used. In the case of , the variation of the SW and CS
threshold voltage compensate for each other, as they appear in
(16) with opposite sign. Therefore, only the die-to-die variation
of the affects the lower bound and the worst case is the
minimum value for that process.
To find an appropriate value for the SW gate voltage, the
upper bound must be larger than the lower bound in a given per-
centage of the cases expressed by . Fig. 3 illustrates
this tradeoff. To accomplish that the saturation constraint is ful-
filled with a given probability , the optimum of the
SW gate voltage found in (10), which is now the mean value of
a random variable, has to verify that
(19)
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Fig. 3. Graphical representation of the constraint (19).
which can be expressed also by the following equation:
(20)
which is the same as
(21)
Here, since only one half of the normal distribution has to
be considered, , where is
related to the previously defined INL by
(22)
because the worst case of the bounds variance for the several
current sources of the DAC is found in the LSB current source
(since its area is the smallest of all the current sources), and its
two complementary SW transistors must be inside both of the
bounds with the same probability.
The expression of (21) represents a saturation constraint
more realistically than (15) for the CS and SW current cell
circuit, where an arbitrary safety margin was included. The
safety margin appearing in (21) is not arbitrary nor needs to
be found using parametric Monte Carlo simulation. It can
be related to other circuit parameters and mismatch process
parameters using (17) and (18), which enables us to include
(21) in an analytical optimization process.
2) Cascoded Current Cell : Applying the
MOSFET saturation condition to
all transistors in the current source of Fig. 2(b) leads to the def-
inition of two voltage ranges, one for the SW gate bias voltage,
and another for the CAS gate bias voltage as shown in (23) at
the bottom of the page.
The mid-points of the above voltage ranges also correspond
to the optimum SW and CAS gate voltages, respectively, that
maximize the current source output impedance found in Sec-
tion II-B for this topology. Each range has two bounds, and these
four bounds can also be expressed as a function of the random
variables of the design when random mismatch errors are con-
sidered. The variance of the bounds can be estimated in the same
way as that in Section II-C1. Using the same criteria as in the
topology case, we have
(24)
which in this case of the topology lead to two
saturation conditions
(25)
The equations in (25) are analytical expressions that depend
on circuit and mismatch parameters. They will be used in the
(23)
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design procedure of Section IV for the optimum sizing of the
current cell topology.
D. Implications of the Extended Static Performance
Constraints in the Design Procedure
In this subsection, the extended modeling of the mismatch
effects presented in Sections II-A–C (including the optimum
output impedance biasing) are related to the circuit sizing for the
two topologies. The occupied area saving that is obtained in the
design by using the proposed extended modeling is contrasted
with previous design approaches.
1) Simple Current Cell : In the case of the
topology, (1) and (2) leave only one degree of freedom for
the CS transistor, namely the overdrive voltage (which univo-
cally determines the CS gate bias voltage). The SW transistor
then introduces four more design variables: , , over-
drive voltage, and gate bias voltage. For the SW transistor the
overdrive voltage and the width to length ratio are
also related by the current value, so only two of them are really
free parameters. The optimum SW gate bias voltage (i.e., the ON
gate voltage for the switch transistors) can be calculated using
(10) as a function of the overdrive voltages, so only two de-
grees of freedom are left: the SW area and its overdrive voltage.
The three degrees of freedom left for the overall circuit are con-
strained by the saturation condition of (21). They can be used
to optimize other criteria, as for example the dynamic perfor-
mance, as will be shown in Section III.
In order to compare the proposed saturation statistical model
with the literature, a usual assumption is made which is that
the minimum area current cell is a prior target (which corre-
sponds to the worst case mismatch). In this sense, minimum
area CS and SW transistor are chosen, and only the SW tran-
sistor overdrive voltage is left as a variable. By doing this, the
SW transistor must have either minimum length or minimum
width, depending on its overdrive voltage. The maximum CS
overdrive voltage (its minimum area) is found as a function of
the SW overdrive voltage using (21). Therefore, the SW over-
drive voltage is the only degree of freedom left. Fig. 4 compares
the saturation conditions of (15) and (21) for a 12-b DAC de-
signed in a standard 0.35- m process with a specifications sim-
ilar to [10] and other smaller safety margins. Fig. 4(a) depicts
the maximum CS overdrive voltage and Fig. 4(b) shows the min-
imum CS and overall current cell area. Both graphs are repre-
sented against the SW overdrive voltage assuming a minimum
current cell area requirement. The smallest area achieved by ap-
plying the extended modeling and the saturation constraint of
(21) is almost a 70% of the smallest area that will be obtained if
the arbitrary safety margin of 500 mV used in [10] is considered,
this indicating that the latter approach is notably pessimistic
concerning process variations effects. The use of smaller safety
margins leads to a reduction in the smallest area obtained, as
shown in Fig. 4(b). However, even for a safety margin as small as
150 mV, the extended modeling approach yields a better result.
2) Cascoded Current Cell : In the case
of the topology, the CS has also one degree
of freedom left. The four degrees of freedom of each one of the
two other transistors (SW and CAS) are reduced to two degrees
of freedom for each one, using the current value expression and
(a)
(b)
Fig. 4. Comparison between sizing results using (a) the proposed extended
modeling and (b) previous sizing approaches with safety margins.
optimum gate bias voltage expressions of (11). The saturation
conditions of (25) constrain the available design space in a sim-
ilar way as (21) for the basic current cell. If minimum current
cell area is imposed, the maximum CS overdrive voltage and CS
minimum area can be represented against CS and CAS overdrive
voltages as discussed in [15].
III. DYNAMIC PERFORMANCE
The dynamic performance of a segment current steering
(SCS) DAC is mainly dependent on two characteristics of the
current sources: settling time and dynamic output impedance.
Another contribution that will also be included in the design
procedure of Section IV is clock-feedthrough to the outputs,
which is an important contribution to glitch energy. In this
section, however, we will concentrate in the analysis of the
settling time for switched current sources, by extending the
work presented in [11] to find the relation of this settling time
to the current cell circuit parameters. Next the dynamic output
impedance modeling is reviewed.
A. Settling Time Modeling
Following the same approach as in Section II, first the simple
topology of Fig. 2(a) will be analyzed, followed by an analysis
of the cascoded topology of Fig. 2(b).
1) Simple Current Cell : During the switching
process of a steered current source, two phases may be distin-
guished, as discussed in [11]. During the first phase, the two
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complementary control signals drive one of the switch transis-
tors from OFF to saturation whilst its complementary is driven in
the opposite direction. This first phase of the switching process
ends when both of the control signals attain their final value.
During the second phase, only the voltages at the switch tran-
sistors drains (node in Fig. 2(a) and the common source (node
in Fig. 2(a) vary until they achieve their steady state values. If
the complementary control signals slopes are fast enough com-
pared to the dynamic response of the current source nodes al-
most all the complementary output nodes transient takes place
in the second phase of the current sources switching process,
which is analyzed in the following.
The switching output voltage waveform is obtained by ap-
plying an incremental small-signal analysis around the steady
state and node voltages at the end of the second phase
( and ) and output current . This analysis uses the
following small-signal and node voltage initial conditions:
(26)
The small-signal output voltage waveform
found by the analysis is [11]
(27)
where is the pole associated with the output node , the
pole associated with the internal node , and is the ratio be-
tween the small-signal initial charge at the internal node and
at the output node at the beginning of phase 2. In the deriva-
tion of (27), the following simplifications have been performed:
; . The poles and
initial charge ratio are related to the circuit parameters and ini-
tial conditions through
and
(28)
where and are the parasitic capacitances at nodes
and , respectively, and is the SW transistor small-signal
transconductance. It should be noted that .
Fig. 5 represents the current source output node tran-
sient waveforms obtained with (27) for a given value of
and different values of , where has
been normalized to , and the time has been normalized
to . This waveforms have been obtained for a 12-b cur-
rent-steering DAC using standard 0.35- m process parameters.
Considering that the settling time is the time needed by the
output voltage to reach its final steady state value within an
accuracy of volts, it is concluded from Fig. 5 that there
Fig. 5. Current source switching transient waveforms for the CS + SW
topology.
Fig. 6. Optimum  as a function of poles quotient for a 12- and 10-b DAC.
exists an optimum value for that minimizes the settling
time, for a given and . In the figure, has been set to
0.5 LSB.
Two important conclusions are extracted from the previous
analysis.
1) There exists an optimum value of for every
ratio that minimizes the settling time. This optimum is
achieved through the appropriate design of the latch and
its output driver circuit. The traditional design practice
has been hitherto to design this control signals with a
crossing point in which one of the transistors enters in sat-
uration just when the other enters OFF state [8]. However,
this is not necessarily the optimum case, because a small
overshoot will help to speed-up the output settling time of
the D/A converter, as has been shown above. For the il-
lustrative 12-b DAC used to plot Fig. 5, and provided that
the usual criterion of minimizing the overshoot
is used, the time needed for the output voltage to settle
(point b) is almost 6 times larger than when the optimum
is used (point a).
2) The model of (27) allows the quantitative estimation of
the settling time. It is a more accurate model than previous
ones [10], which consider the settling time to depend just
on the minimum of the two poles, or , without
coupling.
The optimum waveform presents a negative overshooting
that is equal to (note that in Fig. 5 has been also nor-
malized to ). No closed-form analytical expression exists for
, but it is relatively easy to solve it numerically with the use of
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Fig. 7. Optimum settling-time for the CS + SW topology.
differentiation, and considering that the optimum is found when
equals at the instant for which (27) is minimum:
(29)
Fig. 6 shows the optimum value of as a function of
for and (12- and 10-b DAC, respec-
tively). The figure also depicts the following boundary condition
that must verify for overshooting to exist [11]:
(30)
Fig. 7 shows the optimum settling time against and
P_{X/O} obtained for 12-bits DAC and typical 0.35-CMOS
technology parameters, assuming that the optimum is used.
2) Cascoded Current Cell : In this case,
the circuit model used to estimate the output transient response
is shown in Fig. 2(b). An analysis equivalent to that done for the
topology leads to the following result in the Laplace
domain:
(31)
where and
are the additional pole and initial conditions coeffi-
cients due to the additional internal node in Fig. 2(b). In the
time domain, the small-signal output voltage waveform derived
from (30) corresponds to
(32)
with
Fig. 8. Effects of theY node in the optimum settling time for theCS+CAS+
SW topology.
(33)
where an additional pole ratio is defined.
In this case, an additional component exists on the transient
response, which satisfies .
The additional component effect is difficult to evaluate
either analytically or graphically since considering it together
with and implies too many degrees of freedom. Fig. 8
shows the influence of the additional component on the esti-
mated settling time as a function of and , for a rea-
sonable value of and optimum , extracted from
an actual 12-b SCS DAC designed on a 0.35- m CMOS tech-
nology [16].
B. Dynamic Output Impedance Modeling
The current-steering DAC SFDR performance is strongly de-
termined by the output impedance of the current sources [1], [2],
as expressed by the following expression:
SFDR (34)
where is the output load to LSB cur-
rent source output impedance ratio, and are the
dc component and ac amplitude, respectively, of the sinusoidal
( and ). For proper spec-
tral performance, the SFDR has to be greater than the signal-to-
quantization-noise ratio, which is 86 dB for a 14-b DAC or 74
dB for a 12-b DAC. This implies a minimum output impedance
requirement. Output impedance SFDR requirements are easily
fulfilled for low-frequency signals, but when signal frequency is
deep in the megahertz band parasitic capacitances of the current
source strongly degrade its output impedance and, consequently,
the SFDR performance of the DAC is worsened.
In Section II-B, it was mentioned that the current source
output impedance could be estimated using (4) and (5), for the
simple and cascoded current cell, respectively. This is true for
slow variations of the output voltage. In [2], it is shown that
in the case of the simple current cell topology the effect of the
nondesired capacitances may be modeled by adding a pole and
a zero to (4) and two poles and two zeros to (5) in the case of the
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cascoded current cell. This yields to the frequency-dependent
output impedances of (35) and (36), shown at the bottom of
the page. In the frequency band of interest (up to Nyquist),
the zeros do not affect dynamic output impedance because
for reasonable transistor sizes.
C. Implications of the Settling Time and Dynamic Output
Impedance in the Design Procedure
In this subsection, the settling time and dynamic output
impedance dependencies on circuit poles and initial conditions
are related to the transistors sizes and other circuit parameters.
1) Simple Current Cell : Fig. 7 depicts the
estimated optimum settling time as a function of and
, assuming that the optimum is obtained by the proper
synchronization of the switches’ control signals. From Fig. 7,
the intuitive rule that maximizing both poles leads to lower
settling time is quantitatively confirmed. In order to maximize
, a minimum-length SW transistor should be used. The SW
transconductance increases as the square root of the SW tran-
sistor width, but gate-to-source capacitance increases linearly,
thus a minimum-width SW transistor also maximizes . On
the other hand, a minimum-width CS transistor minimizes the
CS drain capacitance, therefore minimizing . A minimum
width for the CS implies that it must have the maximum CS
overdrive voltage that guarantees saturation for all transistors
(Section II-C). In most cases, however, the influence of the SW
and CS transistors’ width on can be neglected. This capac-
itance is dominated by the interconnect capacitance between
the CS and SW transistors in actual circuits, as each transistor
is placed in a different array and their interconnections usually
are large enough to dominate the node parasitic capacitance.
Furthermore, a minimum-width SW transistor also maximizes
by minimizing its drain and overlap capacitances. This
is specially significant for high segmentation ratios, where a
great number of switch drains are connected together at the
output node. Apart from the benefits to the settling time, the
clock-feedthrough is reduced if the SW gate and drain overlap
capacitances are lowered, which occurs when the SW width is
minimum.
The main design implication extracted from the previous dis-
cussion is that a minimum-length and -width SW transistor and
minimum-width CS transistor (maximum overdrive voltage) is
the optimum choice for settling time. However, the effect of SW
and CS width should be evaluated for every particular case, es-
pecially when node and parasitic capacitances are not dom-
inated by the SW capacitances. In this latter case, increasing
the SW width will increase its transconductance without signif-
icantly affecting and , although the clock-feedthrough
will be compromised.
The previous analysis applies to the OFF–ON switching branch
of the current source. If the same criterion is considered in the
analysis of the complementary ON–OFF switching branch, the
conclusion is that during the second switching phase the time re-
sponse of the complementary output node exclusively depends
on .
Concerning the dynamic output impedance requirement, in
the case of the simple current cell , a minimum-
length SW transistor allows minimizing . Even if intercon-
nect capacitance dominates, it is not worth increasing the SW
transistor length to attempt to decrease the output impedance
zero down to the pole frequency, as this compromises settling
time and dramatically increases the current cell area and, conse-
quently, the overall DAC area. Choosing the minimum area for
the CS transistor allows to minimize CS array area and, thus, the
interconnect capacitance. Furthermore, a minimum CS width
will also reduce node capacitance.
2) Cascoded Current Cell : The same
conclusions of Section III-A1 and design implications of Sec-
tion III-C1 are applicable to with respect to and
. A minimum-length and -width SW transistor and min-
imum-width CAS transistor (instead of CS) are optimum for
the settling time. This is especially true if it is taken into ac-
count that a small interconnect capacitance exists between SW
and CAS transistors in actual circuits. In this sense, the CAS
transistor not only increases current cell dc output impedance,
but also improves settling time performance. Concerning the in-
fluence of the additional node , as discussed in Section III-A2
and from Fig. 8, it is clear that only when is low enough and
is high is the settling time compromised. This situation is not
common, since the smaller is, the smaller will be, as
opposes voltage variations at node . In general, for reasonable
values of , , and , and reasonable voltage variations at
the internal nodes, pole does not effectively affect the set-
tling time.
As far the dynamic output impedance is concerned, the same
argument than in Section III-C1 may be applied to the SW and
CAS transistors length. Also, minimum CS area is the best
choice for output impedance bandwidth. Finally, minimum
CAS width leads to better performance, as it minimizes nodes
and capacitance. Minimum transistor dimensions pro-
duce maximum bandwidth for output impedance and SFDR
performance, apart from minimizing DAC area. Note that if the
dominant pole is , adding one or more extra
(35)
(36)
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Fig. 9. Current sources design procedure flow for current-steering DACs.
cascode transistors between CAS and SW may improve SFDR
bandwidth performance without compromising settling time,
although the overall DAC area is increased (especially if we
take into account that a lower CS overdrive voltage will need
to be chosen).
IV. DESIGN PROCEDURE
In Sections II and III, the DAC current sources’ static, dy-
namic, area, and statistical models have been presented. Perfor-
mance requirements are related to the DAC design specifica-
tions, such as number of bits, linearity (INL and DNL), sam-
pling frequency, spectral performance, yield, area, and tech-
nology [1].
On the basis of the models presented in Sections II and III, a
current cell design procedure can be derived for both the simple
and cascoded current cell topolo-
gies.
Fig. 9 shows the design procedures for the two topologies.
The starting point includes design specifications and tech-
nology parameters. For the two topologies there are basically
two targets driving the optimization process (indicated with
italics in the figure), namely minimize current cell area and
minimize settling time. Note that in the cascoded topology the
minimum settling time target is coincident with the optimum
clock feedthrough and driver’s load target, whereas for the
simple current source topology (left part of the figure) the
settling time optimization has some negative impact on the
clock-feedthrough (because of the required increase in the SW
transistor width). Hence, two alternatives are shown in this case
depending on whether glitch energy or sampling frequency
is priorized. Intermediate results of the design procedure are
enclosed within the boxes. The design criteria used to derive
the intermediate results are shown by the arrows. Note that, in
general, the design procedures do not require the segmentation
ratio to be chosen previously, at least not until the driver and
latches are designed. The only exception is the case in which the
output node capacitance needs to be estimated with precision
(this design path is indicated in Fig. 9 with an asterisk). The
proposed design procedure is closed and provides as a final
result the complete sizing of the DAC current source circuits.
V. CONCLUSION
This work provides an extended design procedure for cur-
rent-steering DACs through the static and dynamic study of two
usually considered current source circuit cells. On the one hand,
an extended mismatch statistical study which takes into account
random variations in all the transistors of the current source cells
yields an improved analytical static model. This refined model
permits us to tighten the required biasing margins without re-
sorting to arbitrary margins, which, given the design space of
the DAC, results in notable area reductions. Conditions for op-
timum gate bias voltages concerning output resistance are ob-
tained as well. On the other hand, an extension of the switching
transient behavior is discussed, and its relation to transistor pa-
rameters is discussed. As a consequence of the extended static
and dynamic modeling, an improved DAC design procedure is
presented. By applying the design method to a particular tech-
nology and DAC specifications, comparisons with previous de-
sign approaches clearly indicate that the improved modeling of
mismatching and dynamics effects presented in this work allow
to reduce the area and improve the settling time of the DAC.
The results of this paper may ease the automatization of the
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circuit design of future current-steering DACs with improved
performance.
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